Home > High Level Synthesis of ASICs under Timing and Synchronization Constraints
High Level Synthesis of ASICs under Timing and Synchronization Constraints
Book Informaton
Author
David C. Ku; Giovanni DeMicheli
Series
The Springer International Series in Engineering and Computer Science
Volume
177
Year of Publication
1992
Publisher
Springer US
City of Publication
Boston
Pages
XIV, 294
Language
en
ISBN
9780792392446, 9781475721171, 0792392442
ARI Id
1664873445583
Find on
This page has been accessed 5 times.
Access Options
Citation Options
Download Citation| Chapters/Headings | Author(s) | Pages | Info |
| Loading... | |||
| Chapters/Headings | Author(s) | Pages | Info |