Search from the table of contents of 2.5 million books
Advanced Search (Beta)
Home > Electronic Design Automation for IC System Design, Verification, and Testing > SoC Block-Based Design and IP Assembly
Electronic Design Automation for IC System Design, Verification, and Testing |
Luciano Lavagno; Igor L. Markov; Grant Martin; Louis K. Scheffer
Routledge
Electronic Design Automation for IC System Design, Verification, and Testing
SoC Block-Based Design and IP Assembly
Authors

Yaron Kashai

ARI Id

1665974036757_14328880

Access

Not Available Free

Pages

75-84

DOI

10.1201/b19569-5

Table of Contents of Book
Showing 1 to 20 of 28 entries
Chapters/HeadingsAuthor(s)PagesInfo
Introduction
1-1
Overview
Luciano Lavagno; Grant E. Martin; Louis K. Scheffer; Igor L. Markov
3-17
Integrated Circuit Design Process and Electronic Design Automation
Robert Damiano; Raul Camposano; Grant E. Martin
19-35
System-Level Design
37-37
Tools and Methodologies for System-Level Design
Shuvra Bhattacharyya; Marilyn Wolf
39-58
System-Level Specification and Modeling Languages
Stephen A. Edwards; Joseph T. Buck
59-73
SoC Block-Based Design and IP Assembly
Yaron Kashai
75-84
Performance Evaluation Methods for Multiprocessor System-on-Chip Designs
Ahmed Jerraya; Iuliana Bacivarov
85-98
System-Level Power Management
Naehyuck Chang; Enrico Macii; Massimo Poncino; Vivek Tiwari
99-120
Processor Modeling and Design Tools
Anupam Chattopadhyay; Nikil Dutt; Rainer Leupers; Prabhat Mishra
121-140
Models and Tools for Complex Embedded Software and Systems
Marco Di Natale
141-197
Using Performance Metrics to Select Microprocessor Cores for IC Designs
Steve Leibson
199-228
High-Level Synthesis
Felice Balarin; Alex Kondratyev; Yosinori Watanabe
229-271
Microarchitecture Design
273-273
Back-Annotating System-Level Models
Miltos D. Grammatikakis; Antonis Papagrigoriou; Polydoros Petrakis; Marcello Coppola
275-304
Microarchitectural and System-Level Power Estimation and Optimization
Enrico Macii; Renu Mehra; Massimo Poncino; Robert P. Dick
305-346
Design Planning
Ralph H.J.M. Otten
347-370
Logic Verification
371-371
Design and Verification Languages
Stephen A. Edwards
373-399
Digital Simulation
John Sanguinetti
401-416
Chapters/HeadingsAuthor(s)PagesInfo
Showing 1 to 20 of 28 entries
Similar Books
Similar Chapters
Similar Thesis

Similar News

Similar Articles
Similar Article Headings