Search from the table of contents of 2.5 million books
Advanced Search (Beta)
Home > 1996 IEEE International Verilog HDL Conference: February 26-28, 1996, Santa Clara, California / > INCA: A Next-Generation Architecture for Simulation
1996 IEEE International Verilog HDL Conference: February 26-28, 1996, Santa Clara, California / |
International Verilog HDL Conference (5th 1996 Santa Clara, Calif.)
IEEE Computer Society Press,
1996 IEEE International Verilog HDL Conference: February 26-28, 1996, Santa Clara, California /
INCA: A Next-Generation Architecture for Simulation
Authors

J. Lawrence and C. Ussery

ARI Id

1675101350063_51771284

Access

Not Available Free

Table of Contents of Book
Showing 1 to 18 of 18 entries
Chapters/HeadingsAuthor(s)PagesInfo
IVC-95 Best Paper Award Winner
IVC-96 Best Paper Award Winner
An Architecture for a Verilog Hardware Accelerator
C. Burns
INCA: A Next-Generation Architecture for Simulation
J. Lawrence and C. Ussery
The Verilog Procedural Interface for the Verilog Hardware Description Language
C. Dawson, S. K. Pattanam and D. Roberts
Faster Verilog Simulations Using a Cycle Based Programming Methodology
M. Becker
VIP: A Verilog Interpreter for Preprocessing
S. Mittra
On the Use of Verilog HDL in the Conversion of Existing Hardware Designs to Newer Technology
D. Crate
Multi-Methodology Design: An Experimental Comparison
R. Prasad and H. Kobayashi
Vstyle: A Coding Style Analyzer for Synthesizable Verilog
B. Gelinas
Towards a Formal Model of Hardware Synthesized from Verilog
M. Arnold, A. Wallace, J. Cupal, J. Cowles and F. Engineer
Synthesizing Multi-Phase HDL Programs
S.-T. Cheng and R. K. Brayton
A Sockets-Based Implementation of Hardware and Software Co-Design
A. Herbert
LEAH: An Introduction to Behavioral Abstraction and Co-Simulation Using Perl and Verilog
B. Gelinas, K. Dorman and E. Mednick
Formal Verification - A Viable Alternative to Simulation?
A. Nordstrom
Addressing the Systems-in-Silicon Verification Challenge: A New Approach to Logic Verification
S. Caplow, M. Sottak and D. Kelf
Hierarchical Test Coverage
A. Herbert
ASIC Design Validation in a System Context
J. Bartlett.
Chapters/HeadingsAuthor(s)PagesInfo
Showing 1 to 18 of 18 entries
Similar Books
Similar Chapters
Similar Thesis

Similar News

Similar Articles
Similar Article Headings