"Development of a Bottom-up Compact Model for Intel®’s High-K 45 nm MOSFET"

entries per page

Filter:

Showing 1 to 20 of 100 entries

Book	Author(s)	Year	Publisher
Android Application Development for the Intel® Platform	Ryan Cohen, Tao Wang (auth.)	2014	Apress
Compact MOSFET Models for VLSI Design	A. B. Bhattacharyya	2009	Wiley-IEEE Press
8th Generation Intel® Processor Family for S-Processor Platforms	Intel	2017	Intel
8th Generation Intel® Processor Family for S-Processor Platforms	Intel	2017	Intel
The Roeper School: A Model for Holistic Development of High Ability	Don Ambrose; Bharath Sriraman; Tracy L. Cross	2013	SensePublishers
The Roeper School: A Model for Holistic Development of High Ability	Don Ambrose; Bharath Sriraman; Tracy L. Cross (Volume Editors)	2013-01-01	Brill
Intel® Virtualization Technology FlexMigration Application Note	coll.	2012	Intel Corporation
Intel® Virtualization Technology for Directed I/O: Architecture Specification	coll.	2016	Intel Corporation
Android Application Development for the Intel Platform	Ryan Cohen; Tao Wang	1st ed.	Apress
Read Bottom Up: A Novel	Neel Shah; Skye Chatham	Apr 07, 2015	Dey Street Books
Intel® Architecture Instruction Set Extensions Programming Reference	coll.	2017	Intel Corporation
Bottom-up nanofabrication	Katsuhiko Ariga	2009	American Scientific Publishers .
Bottom-up marketing	Al Ries	1990	Plume
Bottom-up marketing	Al Ries	1989	McGraw-Hill
Model Interstate Water Compact	Jerome C. Muys, George William Sherk, Marilyn C. O'Leary	2009	University of New Mexico Press
Model interstate water compact	Jerome C. Muys	2009	University of New Mexico Press
High Dielectric Constant Materials: VLSI MOSFET Applications	G.D. Hutcheson (auth.), Dr. H.R. Huff, Dr. D.C. Gilmer (eds.)	2005	Springer-Verlag Berlin Heidelberg
High Dielectric Constant Materials: VLSI MOSFET Applications	H.R. Huff; D.C. Gilmer	2005	Springer Berlin Heidelberg
A New Development Model and China&s; s Future	Deng Yingtao	2014	Routledge
Teaching EFL Learners Shadowing for Listening: Developing learners&s; bottom-up skills	Yo Hamada	2016	Routledge
Boook	Author(s)	Year	Publisher

Showing 1 to 20 of 100 entries

entries per page

Filter:

Showing 1 to 20 of 100 entries

Chapter	Author(s)	Book	Book Authors	Year	Publisher
Development of a Bottom-up Compact Model for Intel®’s High-K 45 nm MOSFET	David E. Espejo Rodriguez; Alba G. Ávila Bernal	IAENG Transactions on Engineering Technologies: Special Edition of the World Congress on Engineering and Computer Science 2011	Haeng Kon Kim; Sio-Iong Ao; Burghard B. Rieger	2013	Springer Netherlands
Intel® architecture bring-up	Alexey Veselyi; Denis Vladimirov	Software and System Development using Virtual Platforms	Daniel Aarno and Jakob Engblom	2014	Morgan Kaufmann
711 MOSFET Compact Model for Circuit Simulation		Modern Semiconductor Devices for Integrated Circuits	Chenming Calvin Hu	2009	Pearson
High-Frequency MOSFET Model		Basic Electronics	Debashis De	2010	Pearson Education
311 Intel® Virtualization Technology (Intel® VT) for IA-32, Intel® 64 and Intel® Architecture (Intel® VT-X)		8th Generation Intel® Processor Family for S-Processor Platforms	Intel	2017	Intel
A New Backscattering Model for Nano-MOSFET Compact Modeling	E. Fuchs; P. Dollfus; G. Lecarval; E. Robilliart; S. Barraud; D. Villanueva et al.	Simulation of Semiconductor Processes and Devices 2004	Gerhard Wachutka; Gabriele Schrag	2004	Springer Vienna
Bottom-up model		Biodesign: The Process of Innovating Medical Technologies	Stefanos Zenios, Josh Makower, Paul Yock, Todd J. Brinton, Uday N. Kumar, Lyn Denend, Thomas M. Krummel	2009	Cambridge University Press
A modification of the LR(k) method for constructing compact bottom-up parsers	Esko Ukkonen	Automata, Languages, and Programming: Sixth Colloquium, Graz, Austria, July 16-20, 1979. Proceedings	H. A. Maurer	1979	Springer Berlin Heidelberg
bottom-up development		A Dictionary of Computer Science (Oxford Quick Reference)	Andrew Butterfield (editor), Gerard Ekembe Ngondi (editor), Anne Kerr (editor)	2016	Oxford University Press
45 Bottom-Up Parsing		Concepts of programming languages	Robert W. Sebesta	2012	Pearson Addison Wesley
45 Bottom-Up Parsing		Concepts of Programming Languages	Robert W. Sebesta	2019	Pearson
Development of a Compact Bio 3D Printer, “S-PIKE®”	Yasuto Kishii	Kenzan Method for Scaffold-Free Biofabrication	Koichi Nakayama	1st ed. 2021	Springer International Publishing
Intel® Virtualization Technology (Intel® VT)		Intel® 64 and IA-32 Architectures Software Developer’s Manual	Intel Corporation	2017
1122 High-Frequency Model of MOSFET		Microelectronics	Behzad Razavi	2014	John Wiley & Sons
1122 High-Frequency Model of MOSFET		Fundamentals of Microelectronics	Behzad Razavi	2013	Wiley
Intel® Education		Il digitale e la scuola italiana: #modelli #strumenti #editori	Marco Dominici	2015	Ledizioni
Intel® Firmware Support Package (Intel® FSP)	Jiming Sun; Marc Jones; Stefan Reinauer; Vincent Zimmer	Embedded Firmware Solutions: Development Best Practices for the Internet of Things	Vincent Zimmer; Jiming Sun; Marc Jones; Stefan Reinauer	1st ed.	Apress
INTEL® ADVANCED VECTOR EXTENSIONS (INTEL® AVX)		Intel® 64 and IA-32 Architectures Software Developer’s Manual	Intel Corporation	2017
INTEL® TRANSACTIONAL SYNCHRONIZATION EXTENSIONS (INTEL® TSX)		Intel® 64 and IA-32 Architectures Software Developer’s Manual	Intel Corporation	2017
312 Intel® Virtualization Technology (Intel® VT) for Directed I/O (Intel® VT-d)		8th Generation Intel® Processor Family for S-Processor Platforms	Intel	2017	Intel
Chapter	Author(s)	Book	Book Authors	Year	Publisher

Showing 1 to 20 of 100 entries

"Development of a Bottom-up Compact Model for Intel®’s High-K 45 nm MOSFET" - similar Books and Chapters