"High-Level Verification: Methods and Tools for Verification of System-Level Designs"

entries per page

Filter:

Showing 1 to 20 of 100 entries

Book	Author(s)	Year	Publisher
High-Level Verification: Methods and Tools for Verification of System-Level Designs	Sudipta Kundu; Sorin Lerner; Rajesh K. Gupta	2011	Springer New York
Verification Techniques for System-Level Design	Masahiro Fujita; Indradeep Ghosh and Mukul Prasad	2008	Morgan Kaufmann
Verification of component-based embedded system designs	by Daniel Karlsson.	2006	Department of Computer and Information Science, Linko ping University
Formal Methods and Models for System Design: A System Level Perspective	Rajesh Gupta; Paul Le Guernic; Sandeep Kumar Shukla; Jean-Pierre Talpin	2004	Springer US
Security Policy in System-on-Chip Designs: Specification, Implementation and Verification	Sandip Ray; Abhishek Basak; Swarup Bhunia	1st ed. 2019	Springer International Publishing
System Verification	Jeffrey O. Grady	2007	Academic Press
High-Level System Modeling: Specification Languages	Jean-Michel Bergé; Oz Levia; Jacques Rouillard	1995	Springer US
System validation and verification /	Grady, Jeffrey O.	[1998], ©1998.	CRC Press,
Symbolic Algebraic Methods and Verification Methods	Götz Alefeld; Jiri Rohn; Siegfried Rump; Tetsuro Yamamoto	2001	Springer Vienna
Digital System Verification: A Combined Formal Methods and Simulation Framework	Lun Li; Mitchel Thornton		Springer International Publishing
High-Level System Modeling: Specification and Design Methodologies	Ronald Waxman; Jean-Michel Bergé; Oz Levia; Jacques Rouillard	1996	Springer US
System-Level Validation: High-Level Modeling and Directed Test Generation Techniques	Mingsong Chen; Xiaoke Qin; Heon-Mo Koo; Prabhat Mishra	2013	Springer New York
Digital Filter Design and Synthesis using High-Level Modeling Tools	Jackson B.A.	1999
High-level subject access tools and techniques in Internet cataloging	Judith Ahronheim	2002	Haworth Information Press
ESL Models and their Application: Electronic System Level Design and Verification in Practice	Brian Bailey; Grant Martin	2010	Springer US
High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip	Zheng Wang; Anupam Chattopadhyay	1st ed. 2018	Springer Nature Singapore
Computer-Aided Verification: A Special Issue of Formal Methods In System Design on Computer-Aided Verification	Robert Kurshan	1993	Springer US
Reconfigurable System Design and Verification	Pao-Ann Hsiung; Marco D. Santambrogio; Chun-Hsian Huang	2009	Routledge
Tool Support for System Specification, Development and Verification	Rudolf Berghammer; Yassine Lakhnech	1999	Springer Vienna
EDA for IC System Design, Verification, and Testing	Ahmed Jerraya; Louis Scheffer; Enrico Macii; Luciano Lavagno; Grant Martin; Ray Turner; Robert F. Damiano; Stephen A. Edwards; Kwang-Ting(Tim) Cheng; Marcello Coppola; Limor Fix; Steven Howard Leibson; Prabhat Mishra; Bozena Kaminska; Bernd Koenemann; Gaurav Singh; Alain Clouard; John Sanguinetti; Franz E. Marschner; Marco Di Natale; Ralph H. Otten; John Wilson; Miltos D. Grammatikakis; Wayne Wolf; Rajesh Gupta; Sumit Gupta; Sandeep Shukla; Vivek Tiwari; Renu Mehra; Massimo Poncino; Shuvra S. Bhattacharyya; Mike Bershteyn; Raul Camposano; Iuliana Bacivarov; Nikil Dutt; Kenneth L. McMillan; Li-Chung Wang; Harry D. Foster; Jean-Philippe Strassen; Frank Ghenassia; Laurent Maillet-Contoz; Joseph Tobin Buck; Naehyuck Chang	2006	Routledge
Boook	Author(s)	Year	Publisher

Showing 1 to 20 of 100 entries

entries per page

Filter:

Showing 1 to 20 of 100 entries

Chapter	Author(s)	Book	Book Authors	Year	Publisher
Methods and tools for high and system level synthesis	A. Prihozhy	VLSI: Integrated Systems on Silicon: IFIP TC10 WG10. 5 International Conference on Very Large Scale Integration 26–30 August 1997, Gramado, RS, Brazil	Ricardo A. Reis; Luc Claesen	1997	Springer US
Simulation-Based Verification Techniques for System-Level Designs	Masahiro Fujita; Indradeep Ghosh; Mukul Prasad	Verification Techniques for System-Level Design	Masahiro Fujita; Indradeep Ghosh and Mukul Prasad	2008	Morgan Kaufmann
System-Level Verification	Daniel Große; Rolf Drechsler	Quality-Driven SystemC Design	Daniel Große; Rolf Drechsler	2010	Springer Netherlands
System-level Verification		System-on-a-Chip Verification: Methodology and Techniques	Prakash Rashinkar; Peter Paterson; Leena Singh	2002	Springer US
System-Level Verification		Verification Methodology Manual for SystemVerilog	Janick Bergeron; Eduard Cerny; Alan Hunter; Andrew Nightingale	2006	Springer US
Tools and Methods for Validation and Verification	Paola Jaramillo; Andrei Pruteanu; Willem van Driel; Wijnand van Kooten; Jean-Paul Linnartz	Runtime Reconfiguration in Networked Embedded Systems: Design and Testing Practices	Zoltan Papp; George Exarchakos	1st ed. 2016	Springer Nature Singapore
MDG tools for the verification of RTL designs	K. D. Anon; N. Boulerice; E. Cerny; F. Corella; M. Langevin; X. Song et al.	Computer Aided Verification: 8th International Conference, CAV ' 96, New Brunswick, NJ, USA, July 31 - August 3, 1996. Proceedings	Rajeev Alur; Thomas Henzinger	1996	Springer Berlin Heidelberg
High-Level Tools		Real-time analytics: techniques to analyze and visualize streaming data	Ellis, Byron	2014	Wiley
High Level Verification Languages		Constraint-Based Verification	Jun Yuan; Carl Pixley; Adnan Aziz	2006	Springer US
High Performance Verification Solutions for SOC Designs	Makarand Joshi; Ashok Kumar	System-on-Chip for Real-Time Applications	Wael Badawy; Graham A. Julien	2003	Springer US
High-level Parallel Programming: Methods, Languages, and Tools	H. Burkhart	Second International Workshop on High-Level Parallel Programming Models and Supportive Environments: April 1, 1997, Geneva, Switzerland /	Hellwagner, Hermann.	[1997], ©1997.	IEEE Computer Society Press,
Simulation Tools for System Analysis and Verification	Jens Eickhoff	Simulating Spacecraft Systems	Jens Eickhoff	2009	Springer Berlin Heidelberg
System-Level Verification Issues	Michael Keating; Pierre Bricaud	Reuse Methodology Manual for System-On-A-Chip Designs	Michael Keating; Pierre Bricaud	1998	Springer US
System-Level Verification Issues		Reuse Methodology Manual for System-on-a-Chip Designs	Pierre Bricaud	3rd ed. 2002	Springer US
System-Level Verification Issues	Michael Keating; Pierre Bricaud	Reuse Methodology Manual: For System-on-a-Chip Designs	Michael Keating; Pierre Bricaud	2nd ed. 1999	Springer US
High-Level Languages and Tools	Jens Sparsø; Steve Furber	Principles of Asynchronous Circuit Design: A Systems Perspective	Jens Sparsø; Steve Furber	2001	Springer US
Methods and Tools for the Verification of Critical Properties	Roger Bishop Jones	5th Refinement Workshop: Proceedings of the 5th Refinement Workshop, organised by BCS-FACS, London, 8–10 January 1992	Cliff B. Jones; Roger C. Shaw; Tim Denvir	1992	Springer London
Verification of Probabilistic Systems Methods and Tools	Serge Haddad; Patrice Moreaux	Modeling and Verification of Real-time Systems	Nicolas Navet; Stephan Merz	2008	John Wiley & Sons
34 Verification of High level Design		Software testing: principles and practices	Chauhan, Naresh	2010	Oxford University Press
High-Level Description Tools for Humanoids	Víctor Fernández-Carbajales; José María Martínez; Francisco Morán	Multimedia Content Representation, Classification and Security: International Workshop, MRCS 2006, Istanbul, Turkey, September 11-13, 2006, Proceedings	Bilge Gunsel; Anil K. Jain; A. Murat Tekalp; Bulent Sankur	2006	Springer Berlin Heidelberg
Chapter	Author(s)	Book	Book Authors	Year	Publisher

Showing 1 to 20 of 100 entries

"High-Level Verification: Methods and Tools for Verification of System-Level Designs" - similar Books and Chapters