"Reconfigurable Processor Array A Bit Sliced Parallel Computer (USA)"

entries per page

Filter:

Showing 1 to 20 of 100 entries

Book	Author(s)	Year	Publisher
Reconfigurable Processor Array A Bit Sliced Parallel Computer (USA)	A. Rushton	October 1, 1991	Irwin
Reconfigurable Processor Array A Bit Sliced Parallel Computer (USA)	A. Rushton	February 27, 1991	McGraw-Hill Education
Reconfigurable Processor Array A Bit Sliced Parallel Computer (USA)	A. Rushton	February 27, 1991	Irwin
Reconfigurable Processor Array A Bit Sliced Parallel Computer (USA)	A. Rushton	1989	McGraw-Hill Education
Reconfigurable Processor Array A Bit Sliced Parallel Computer (USA)	A. Rushton	May 1, 1989	Irwin
Reconfigurable Cryptographic Processor	Leibo Liu; Bo Wang; Shaojun Wei	1st ed. 2018	Springer Nature Singapore
Computer architecture: pipelined and parallel processor design /	Flynn, Michael J.,	©1995.	Jones and Bartlett,
Computer architecture: pipelined and parallel processor design /	Flynn, Michael J.,	[1995], ©1995.	Jones and Bartlett,
Reconfigurable massively parallel computers	Quentin F. Stout	1991	Prentice Hall
Hardware virtualization on a coarse-grained reconfigurable processor	Christian Plessl	2006	Shaker
The Massively Parallel Processor	Jerry L. Potter; Dennis B. Gannon	1985	MIT Press
The Massively Parallel Processor	Jerry L. Potter; Dennis B. Gannon	1985	MIT Press,
Parallel Processor and Computing Notes
Tetrobot: A Modular Approach to Reconfigurable Parallel Robotics	Gregory J. Hamlin; Arthur C. Sanderson	1998	Springer US
Process-level, time driven, simulation of a computer network on a parallel shared-memory processor.	B. D. Lubachevsky	1983	Courant Institute of Mathematical Sciences, New York University
An array processor with a large number of processing elements	Nelson Castro Machado	1972	Center for Advanced Computation, University of Illinois at Urbana-Champaign
The NYU ultracomputer -- a general-purpose parallel processor.	Allan Gottlieb	1981	Courant Institute of Mathematical Sciences, New York University
Computer: Bit Slices from a Life	Herbert R. J. Grosch	March 1991	Underwood Books
Computer Organization: Basic Processor Structure	James Gil de Lamadrid	2018	Routledge
LUCAS Associative Array Processor: Design, Programming and Application Studies	Christer Fernstrom, Ivan Kruzela, Bertil Svensson (auth.)	1986	Springer-Verlag Berlin Heidelberg
Boook	Author(s)	Year	Publisher

Showing 1 to 20 of 100 entries

entries per page

Filter:

Showing 1 to 20 of 100 entries

Chapter	Author(s)	Book	Book Authors	Year	Publisher
Comparison of Bit Serial Computation with Bit Parallel Computation for Reconfigurable Processor	Kazuya Tanigawa; Ken’ichi Umeda; Tetsuo Hironaka	Reconfigurable Computing: Architectures, Tools and Applications: 6th International Symposium, ARC 2010, Bangkok, Thailand, March 17-19, 2010, Proceedings	Phaophak Sirisuk; Fearghal Morgan; Tarek El-Ghazawi; Hideharu Amano	2010	Springer Berlin Heidelberg
Sliced Array		From Ruby to Golang: A Ruby Programmer's Guide to Learning Go	Joel Bryan Juliano	2019	leanpub.com
Reconfigurable Instruction-Level Parallel Processor Architecture	Toshiyuki Ito; Kentaro Ono; Mayumi Ichikawa; Yuuichi Okuyama; Kenichi Kuroda	Advances in Computer Systems Architecture: 8th Asia-Pacific Conference, ACSAC 2003, Aizu-Wakamatsu, Japan, September 23-26, 2003, Proceedings	Amos Omondi; Stanislav Sedukhin	2003	Springer Berlin Heidelberg
A Reconfigurable Processor Architecture	Adronis Niyonkuru; Göran Eggers; Hans Christoph Zeidler	Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream: Reconfigurable Computing Is Going Mainstream	Manfred Glesner; Peter Zipf; Michel Renovell	2002	Springer Berlin Heidelberg
A Reconfigurable Parallel Processor Based on a TDLCA Model	M. Tsunoyama; M. Kawanaka; S. Naito	Responsive Computer Systems	Hermann Kopetz; Yoshiaki Kakuda	1993	Springer Vienna
A Reconfigurable Parallel Processor Based on a TDLCA Mod		Responsive Computer Systems	H. Kopetz (auth.), Prof. Hermann Kopetz, Dr. Yoshiaki Kakuda (eds.)	1993	Springer-Verlag Wien
The Massively Parallel Processor: A Highly Parallel Scientific Computer	Anthony P. Reeves	Data Analysis in Astronomy II	V. di Gesù; L. Scarsi	1986	Springer US
array processor		Dictionary Geotechnical Engineering/Wörterbuch GeoTechnik	Helmut Herrmann; Herbert Bucksch	2nd ed. 2014	Springer Berlin Heidelberg
array processor	Martin H. Weik	Computer Science and Communications Dictionary	Martin Weik	2001	Springer US
array processor		A Dictionary of Computer Science (Oxford Quick Reference)	Andrew Butterfield (editor), Gerard Ekembe Ngondi (editor), Anne Kerr (editor)	2016	Oxford University Press
Processor Array		Computer Organization and Design - The Hardware/Software Interface (Arm Edition)	Patterson, David A; Hennessy, John L	2016;2017	Morgan Kaufmann Publishers; Elsevier
array processor		Dictionary of Computer Vision and Image Processing	Robert B. Fisher, Kenneth Dawson-Howe, Andrew Fitzgibbon, Craig Robertson, Emanuele Trucco	2005	Wiley
Parallel ray tracing on a cellular array processor	Koichi Murakami; Katsuhiko Ilirota; Mitsuo Ishii	System Modelling and Optimization: Proceedings of the 13th IFIP Conference Tokyo, Japan, August 31 — September 4, 1987	Masao Iri; Keiji Yajima	2001	Springer Berlin Heidelberg
66 Bit Sliced Microprocessor		Computer Architecture and System Design	J. Vaideeswaran	2008	New Age International Pvt Ltd Publishers
Parallel-Operation-Oriented Optically Reconfigurable Gate Array	Takumi Fujimori; Minoru Watanabe	Architecture of Computing Systems – ARCS 2015: 28th International Conference, Porto, Portugal, March 24-27, 2015, Proceedings	Luís Miguel Pinho Pinho; Wolfgang Karl; Albert Cohen; Uwe Brinkschulte	2015	Springer International Publishing
Interconnect Power Analysis for a Coarse-Grained Reconfigurable Array Processor	Mladen Berekovic; Frank Bouwens; Tom Vander Aa; Diederik Verkest	Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation: 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008, Revised Selected Papers	Lars Svensson; José Monteiro	2009	Springer Berlin Heidelberg
A superscalar and reconfigurable processor	Christian Iseli; Eduardo Sanchez	Field-Programmable Logic: Architectures, Synthesis and Applications: 4th International Workshop on Field-Programmable Logic and Applications, FPL' 94, Prague, Czech Republic, September 7 - 9, 1994. Proceedings	Reiner W. Hartenstein; Michal Z. Servit	1994	Springer Berlin Heidelberg
Bit-array		Algorithms for programmers: ideas and source code	Arndt J.
Bit-array		Matters computational (algorithms for programmers)	Arndt J.	2010
Parallel Processor Array for Tomographic Reconstruction Algorithms	Thomas Schmitt; Dirk Fimmel; Mathias Kortke; Renate Merker	Computer Aided Systems Theory - EUROCAST' 99: A Selection of Papers from the 7th International Workshop on Computer Aided Systems Theory Vienna, Austria, September 29 - October 2, 1999 Proceedings	Franz Pichler; Roberto Moreno-Diaz; Peter Kopacek	2000	Springer Berlin Heidelberg
Chapter	Author(s)	Book	Book Authors	Year	Publisher

Showing 1 to 20 of 100 entries

"Reconfigurable Processor Array A Bit Sliced Parallel Computer (USA)" - similar Books and Chapters